summaryrefslogtreecommitdiffstats
path: root/drivers/avr/is31fl3731.h
diff options
context:
space:
mode:
authorJack Humbert <jack.humb@gmail.com>2018-06-13 05:37:06 +0200
committerJack Humbert <jack.humb@gmail.com>2018-06-13 05:37:06 +0200
commitbad56a4f2b91fc8591f6d33a1710ea0050abcfbf (patch)
treece6400e681028237464ac2f869249a17b00ab1e4 /drivers/avr/is31fl3731.h
parentb8564f5dd08f49ee0fc6d28957a376132bd7038d (diff)
downloadqmk_firmware-bad56a4f2b91fc8591f6d33a1710ea0050abcfbf.tar.gz
qmk_firmware-bad56a4f2b91fc8591f6d33a1710ea0050abcfbf.tar.xz
adds timeout to avr i2c
Diffstat (limited to 'drivers/avr/is31fl3731.h')
-rw-r--r--drivers/avr/is31fl3731.h10
1 files changed, 5 insertions, 5 deletions
diff --git a/drivers/avr/is31fl3731.h b/drivers/avr/is31fl3731.h
index 3d30fc67b..62632e276 100644
--- a/drivers/avr/is31fl3731.h
+++ b/drivers/avr/is31fl3731.h
@@ -31,9 +31,9 @@ typedef struct is31_led {
extern const is31_led g_is31_leds[DRIVER_LED_TOTAL];
-void IS31FL3731_init( uint8_t addr );
-void IS31FL3731_write_register( uint8_t addr, uint8_t reg, uint8_t data );
-void IS31FL3731_write_pwm_buffer( uint8_t addr, uint8_t *pwm_buffer );
+uint8_t IS31FL3731_init( uint8_t addr );
+uint8_t IS31FL3731_write_register( uint8_t addr, uint8_t reg, uint8_t data );
+uint8_t IS31FL3731_write_pwm_buffer( uint8_t addr, uint8_t *pwm_buffer );
void IS31FL3731_set_color( int index, uint8_t red, uint8_t green, uint8_t blue );
void IS31FL3731_set_color_all( uint8_t red, uint8_t green, uint8_t blue );
@@ -44,8 +44,8 @@ void IS31FL3731_set_led_control_register( uint8_t index, bool red, bool green, b
// (eg. from a timer interrupt).
// Call this while idle (in between matrix scans).
// If the buffer is dirty, it will update the driver with the buffer.
-void IS31FL3731_update_pwm_buffers( uint8_t addr1, uint8_t addr2 );
-void IS31FL3731_update_led_control_registers( uint8_t addr1, uint8_t addr2 );
+uint8_t IS31FL3731_update_pwm_buffers( uint8_t addr1, uint8_t addr2 );
+uint8_t IS31FL3731_update_led_control_registers( uint8_t addr1, uint8_t addr2 );
#define C1_1 0x24
#define C1_2 0x25